Abstract-The recent popularity of 3D IC technology stems from its enhanced performance capabilities and reduced wirelength. However, wire congestion and thermal issues are exacerbated due to the compact nature of these layered technologies. In this paper, we develop techniques to reduce the maximum temperature and wire congestion of 3D circuits without compromising total wirelength and via count. Our approach consists of two phases. First, we use a multi-level min-cut placement with a modified gain function for local wire congestion and dynamic power consumption reduction. Second, we perform simulated annealing together with full-length thermal analysis and global routing for global wire congestion and maximum temperature reduction. Our experimental results show smooth tradeoff among congestion, temperature, wirelength, and via.
I. INTRODUCTION
With the recent advent of Three-dimensional Integrated Circuit technologies, there has been a positive impact on the performance and wiring length of these ICs. Typically, the layered placement of transistors in multiple planes (i.e. 3D placement) allows for a more compact chip with inherently better performance than one fabricated with traditional 2D placement techniques. However, the stacked nature of these circuits induces and aggravates problems of non-uniform thermal dissipation as well as local and global wire congestion. Simultaneously, it is necessary to minimize the wiring in single layers as well as the interconnect among different layers so as to maintain routability. Recent works in the area of 3D detailed placement include [1] , [2] , [3] , [4] , [5] , [6] . Today's placement problem is divided into global and detailed placement in much the same way as in the division of global and detailed routing. Global placement determines the region for a group of cells to be located, whereas detailed placement removes overlap and performs legalization in each region while preserving the global placement solution as much as possible.
In this paper, we provide a technique to reduce both local and global congestion in a 3D circuit in order to increase the routability of the chip. We also improve the temperature profile of the circuit using state-of-the-art thermal simulator. Our approach involves a two-stage refinement procedure: Initially, we use a multilevel min-cut based method to minimize the congestion and power dissipation within confined areas of the chip. This is followed by a simulated annealing-based technique that serves to minimize the amount of congestion created from global wires as well as to improve the temperature distribution of the circuit. We show that our congestion and maximum temperature minimization does not have any significant negative impact on the inter-layer wirelength or the number of intra-layer vias. Our contributions include a flexible multi-objective optimization technique for 3D VLSI circuits, the incorporation of accurate full-length thermal analysis at the global placement phase in the design process, and a thorough analysis of the correlations among local congestion, global congestion, and thermal quality.
II. PRELIMINARIES

A. Problem Formulation
The purpose of the 3D Global Placement Problem (3D-GP) is to assign cells in a sequential netlist
3D slots while satisfying the prescribed area constraints for each slot (= alternatively called block in this paper). Given a 3D-GP solution , our primary objective is to minimize wire congestion and maximum steady state temperature among all blocks. As secondary objectives, we minimize wirelength and via induced by . For a net¨with pins (
denote the number of pins contained in a block
is the number of edges in a spanning tree that connect these & pins in
"
. In addition, these edges are viewed as local wires since these are intra-block connections. Given a block " from a 3D-GP problem, we define the local wire congestion, denoted £ 5 8 9 # " @ $ , as follows:
This value corresponds to the total number of local wires contained in
. Then, the local wire congestion of a 3D-GP denotes the difference between the maximum and minimum local congestion among the blocks.
For any two adjacent blocks , is simply the maximum global wire congestion among all boundaries in the 3D grid.
B. Overview of the Approach
During the first stage, mincut placement is performed to divide the input netlist into y 3 ¥ 7 ¨ ! ) $ blocks and place them in a 3D grid. The objective during the recursive bipartitioning is to balance local wire congestion between two sub-blocks while minimizing dynamic power consumption. We introduce the concept of local congestion gain to minimize local wire congestion. In addition, we use the dynamic power gain discussed in [7] to minimize the dynamic power consumpsion (which has a direct impact on thermal profile of the final global placement). We then perform multi-level partitioning [8] to minimize the weighted cutsize. During the second stage, simulated annealing based refinement is performed to improve global wire congestion and maximim temperature. We generate a new candidate 3D global placement solution by swapping a pair of random blocks and measure its quality in terms of temperature and global wire congestion. For this purpose, we perform thermal simulation to compute the steady state temperatures of the blocks and global routing to compute the global wire congestion among all boundaries in the 3D global placement. We perform incremental 3D maze routing to accurately and efficiently measure global wire congestion for each candidate solution. However, temperature calculation cannot be done in the same way due to its prohibitive runtime. Therefore, we perform thermal simulation periodically and use these results to interpolate temperature values in between.
III. 3D MINCUT GLOBAL PLACEMENT
The purpose of this step is to balance the local wire congestion while minimizing the dynamic power consumed by the nets that are cut during the 3D partitioning. Our cut sequence is an extension of the two cut sequence techniques used in [2] . Their first method performs via-minimizing interlayer cuts (z cuts) before performing intra-layer cuts r $ to minimize the 2D wirelength. Their second cut sequence does the opposite, making all r $ cuts first before performing z-cuts to achieve minimal wirelength. For the purposes of maintaining a balanced combination of via count and wirelength during our algorithm, we devise a new cut sequence,
. We experimentally determined that the best results in terms of balanced wirelength and via count were produced by this new cut sequence. 
A. Local Congestion Gain Computation
This gain represents how much
is reduced. Thus, the cell move based on this gain will improve the balance between the local wire congestion of the two blocks. for all cells and selectively use them so that we focus on local wire congestion balancing only when it is necessary.
IV. 3D GLOBAL PLACEMENT REFINEMENT
We use a simulated annealing-based refinement for minimizing the maximum temperature, global wire congestion, wirelength, and via count of the 3D global placement solution obtained from our 3D mincut global placement. We generate a new candidate 3D global placement solution by swapping two blocks. We then use the following cost function to measure its quality. respectively denote the maximum temperature and global wire congestion discussed in Section II-A. As is standard with all annealing algorithms, improvements are guaranteed only at a significant runtime expense. In order to make the procedure as efficient as possible, it becomes necessary to perform highly optimized incremental evaluation of these metrics.
A. Incremental Congestion Analysis
We extend the existing maze routing algorithm to accurately estimate global wire congestion in a given 3D global placement solution. Before we start the annealing process, we decompose each multi-terminal net into a set of two-terminal nets. We then visit each net and find the shortest path between the source and the sink blocks. In this case, we ignore the current usage of the boundaries in the 3D grid. After we finish routing all nets, we begin the annealing process. When a pair of blocks is swapped during each move, we find a set of nets that are affected by this swap, i.e., all nets that have connection to either block for re-routing. We then find the weighted shortest path for all nets in this set, where the weight represent the current usage of the boundaries each net uses. This ensures that the global wire congestion is considered during the rerouting. This routing update can be done efficiently since the number of nets that are affected is not huge.
B. 3D Thermal Analysis
The temperature profile of a design is governed by the following partial differential equation for heat conduction:
where is the density of the material, (
where f is the heat transfer coefficient, and G f is an arbitrary function on the boundary surface.
Our 3D circuit thermal modeling is shown in Figure 2 , where we compute For this purpose, we use the 3D Alternate Direction Implicit Method (3D-ADI) presented in [9] . Each time step is split into three equal smaller time steps, with only one direction-, , or -implicit in each step. Since each of the equations in ADI method can be represented as a tridiagonal system of equations, and hence be solved using the Thomas algorithm, run time is linearly proportional to the number of temperature nodes. Once a steady state temperature profile has been achieved, various physical parameters such as maximum temperture, temperture gradient, and average temperature are calculated.
Although 3D-ADI thermal simulator has a linear runtime and memory requirement and is unconditionally stable, it is still too expensive from a runtime point of view to call a full thermal simulation at every move in simulated annealing. In order to tackle this problem, we perform thermal simulation at every ¥ moves and use these results to interpolate the maximum temperature for every candidate solution. We to allow the value of the interpolated temperature value to vary only within a certain range so that we prevent a pathological configuration from becoming the best solution.
V. EXPERIMENTAL RESULTS
Our algorithms were implemented in C++/STL, compiled with gcc v2.96 with -O3, and run on Pentium III 746 MHz machines. The benchmark set consisted of six circuits from ISCAS89 and five circuits from ITC99 suites. We used i ¦ A i ¦ for our 3D grid size. We use 10% as the threshold during local wire congestion balancing, i.e., if the unbalance between two blocks is more than 10%, we use the congestion gain during cell move. Table I shows our mincut-based global placement results. First, we observe from comparing the wirelength/via-driven algorithm with the local congestion-driven algorithm that the improvement on local wire congestion balance is significantthe average improvement is 65%. However, this gain came at the cost of 77% increase in wirelength and 109% increase in via counts. The runtime also increased significantly. We note that the total number of passes used in each bipartitioning tends to increase in case of local congestion optimization. Second, our dynamic power optimization has positive impact on reducing the maximum temperature among the blocks. The average improvement on the temperature is 22% compared to the baseline (= wirelength/via-driven algorithm). In addition, the increase in wirelength and via is not significant-only 17$ and 10% on average, respectively. Our multi-level partitioning with net weighting scheme was successful in improving the thermal cost in 3D global placement. Third, by combining all four objectives (= wirelength, via, congestion, and power) in our 3D mincut global placement, we obtained a very smooth tradeoff curve-a 25% and 12% reduction on local congestion balance and maximum temperature came at the cost of 18% and 15% increase in wirelength and via, respectively. Table II shows our simulated annealing-based refinement results. First, our incremental maze routing-based global congestion control proves to be effective-an average improvement of 20% was obtained compared to the baseline (= wirelength/via-driven algorithm). This improvement came at the cost of wirelength and via increase. Interestingly, the maximum temperature also dropped by 21% on average. This implies that global wire congestion can adversely affect the thermal profile of 3D global placement. Second, our thermaldriven algorithm using thermal simulation and interpolation is also effective in reducing the maximum block temperature-an average improvement of 23% was obtained at the cost of 20 to 30% increase in other objectives. The runtime also increased due to frequent thermal simulation. Third, by combining all four objectives (= wirelength, via, congestion, and temperature) in our 3D placement refinement, we obtained a very smooth tradeoff curve-a 7% and 25% reduction on global wire congestion and maximum temperature came at the cost of 8% and 10% increase in wirelength and via, respectively. 
VI. CONCLUSIONS
We presented a 3D global placement algorithm for wire congestion and maximum temperature reduction. We first performed a multi-level min-cut placement with a modified gain function for local wire congestion and dynamic power consumption reduction. We then performed simulated annealing together with full-length thermal analysis and global routing for global wire congestion and maximum temperature reduction. We obtained smooth tradeoff among congestion, temperature, wirelength, and via costs.
